SoC subsystem validation, performance bottleneck analysis, software/hardware co-debug, prototype-based validation, pre-silicon risk reduction